ABSTRACT In this paper, a balanced-to-balanced power divider with a wideband filtering function is proposed. The power divider is simply composed of coupled-line sections, λ/4 lines and isolation resistors, and explicit design methodology is given. From the simulated and measured results, the power divider shows 49% differential-mode filtering bandwidth with two additional transmission zeros introduced, and the common-mode transmission is suppressed below −12 dB over 141% frequency bandwidth. This power divider can be a candidate for constructing fully-balanced systems.
I. INTRODUCTION
Compared with the regular single-ended ones, balanced circuits are with superior performance of suppressing common-mode signals, improving the immunity to the environment noise. Therefore, the balanced components and systems have attracted more and more researchers' interests, and related researches have been extensively conducted.
As one of the most fundamental components constructing a wireless communication system, power dividers should not be absent in constructing a balanced system. Generally, there are two types of balanced power dividers, the unbalancedto-balanced (or balanced-to-unbalanced) [1] one and the balanced-to-balanced one [2] - [8] . Among the two types, only the balanced-to-balanced power divider is capable of constructing a fully-balanced RF front-end. The core point in realizing a balanced-to-balanced power divider is to suppress the common-mode (CM) signal (reflected or absorbed) while the differential-mode (DM) signal maintaining a low-loss and efficient power dividing. In general, there are four methods to suppress the common-mode transmission. One thought is intentionally making mismatching in the CM decomposition, reflecting the incident CM wave to prevent the transmission, as literature [2] , but the CM suppression is hard to control without affecting the DM performance. The second way is inspired by the filter design, to utilize different coupledline sections and construct band-stop or all-stop structures for the CM excitation, like [4] does. However, the power divider in [4] does not have the output isolation, because there is no space for mounting isolation resistors on the single-layer board. The third one is manipulating the signal phases to cancel the CM signal by introducing phase shifting components, like [5] does. The last method proposed in [6] is etching both slot and aperture on the common ground of the back-to-back microstrip, terminating the path of commonmode transmission. Among all the methods, the last method possesses the widest CM suppression band, but it cannot be implemented on signal-layer PCB technology. Reviewing all the literatures, the major limitation of balanced power dividers is their narrow DM bands, narrow-band CM suppression, poor output isolation and complicated fabrication.
Moreover, apart from the power divider, the filter is also an indispensable component in a wireless communication system. If the power divider and filter are merged into a single component, the system integration will be dramatically improved. Besides, the filter-and-power-divider co-design facilitates the design procedure. Especially, if wideband filtering operation realized, the power divider would have superior performance when applied to multi-standard and high-speed systems.
To the best of the authors' knowledge, only literature [8] reports a filtering power divider used in balanced-to-balanced applications, whose bandwidth is only about 15%. However, the research of the ones with wideband filtering function is still untouched. In this paper, a balanced-to-balanced power divider with wideband filtering function is proposed. The power divider is simply composed of coupled-line sections, λ/4 impedance transformers and isolation resistors, which can be fabricated on both single-layer and multi-layer planar circuit boards. The wideband and filtering functions are accomplished by the coupled-line filter sections, and the port-loaded coupled-line stubs introduce transmission zeros that enhance the frequency selectivity. When CM excitation applied, the power divider performs band-stop characteristic, suppressing the CM transmission by 12 dB within 141 % bandwidth. The simulations and experiments sufficiently validate the idea of this power divider.
II. THEORETICAL ANALYSIS A. THE MIXED-MODE S-PARAMETERS AND DECOMPOSITIONS
As shown in Fig. 1 , the balanced-to-balanced power divider is bilaterally symmetrical. It comprises four core coupled-line (CPL) sections, six λ/4 lines, two dual-section λ/4 lines, and four CPL stubs. The lengths of the lines in Fig. 1 are all λ/4 at the center frequency f c . When operating in a balanced system, port 1 and 4 are the differential-paired input port A while port 2/5 and port 3/6 are the differential output pairs B and C, respectively. Powers input from port A will be equally divided and be output into ports B and C.
For a six-port component operating under balanced systems, mixed-mode S-parameters need to be introduced for a FIGURE 1. The schematic of the proposed power divider.
full insight of the differential or balanced circuits [9] . Here, the 6 × 6 matrix is collected into four 3 × 3 sub-matrices for clarity:
For a reciprocal network, the S-matrix should be symmetrical, and because of the bilateral symmetry, the four sub-matrices satisfy the relationship of
[
Therefore, the single-ended S-matrix of the six-port network can be written as 
Then, the single-ended S-matrix is converted into mixedmode S-matrix:
where
Note that the upper section of [M ] matrix contains a 3 × 6 sub-matrix that is corresponding to the port definition of the power divider. The final expression of the mixed-mode S-matrix can be collected with respect to the mode-to-mode S sub-matrices:
where the superscript ''dd'', ''cc'', ''cd'', and ''dc'' denote the DM-to-DM, CM-to-CM, CM-to-DM, and DM-to-CM mode respectively. The specific expressions of these submatrices are 
Obviously, this schematic is a left-and-right symmetrical structure, thus there should be no differential-to-common mode crosstalk, namely, [
Then the bilateral symmetry enables the even-and odd-mode decompositions. According to the decomposition methods in [10] , the even-and odd-mode decomposed S-parameters are given by
where i, j = 1, 2, ..., 3 and n = 3. Comparing equations (7) and (10a), it is found that they are completely identical, and (8) equals (10b) too. Therefore, the DM and CM performance can be fully characterized by the odd-and even-mode decompositions, respectively. When DM (odd-mode) excitations are applied at the port pairs, a virtual ground is introduced along the symmetrical axis, which is represented by the dotted line in Fig. 1 . On the contrary, when CM (even-mode) excitations applied, the connection nodes between the left and right core CPLs are opencircuited. Hence, the original schematic can be decomposed as the DM and CM decompositions, which are illustrated in Figs. 2a and 2b, respectively. The core CPLs in Fig. 2a perform as a bandpass section, while the counterparts in Fig. 2b is a bandstop section [11] . The CPL stubs loaded at the ports can introduce two additional transmission zeros (TZs) around the edges of the passband under DM excitations, and they also help to introduce TZs for improving the CM suppression performance. Therefore, the proposed circuit could realize wideband DM filtering operation while suppressing the CM noises. 
B. THE INITIALIZATIONS AT CENTER FREQUENCIES
To start the design, the initial values for optimization should be determined. In this section, the initialized values of parameters and their constraints will be derived by analyzing the equivalent schematics at the center frequency f c .
First, we utilize the conventional even-and odd-mode decomposition methods to simplify DM circuit in Fig. 2a . The corresponding even-and odd-mode equivalent circuits are shown in Figs. 3a and 3b, respectively. The performance of the original DM circuit can be evaluated by the even-and odd-mode decomposed ones, as indicated by [12] : where the subscript e and o denote the even and odd mode, respectively. Under DM excitations, the power-divider operation is satisfied only when
According to (12) , in essence, the even-mode decomposition is an impedance transformation circuit that transforms 2Z 0 to Z 0 with bandpass responses [11] .
First, we derive the Y -matrix of the core CPLs, which is given by (13) , as shown at the top of the next page.
This Y -matrix can be deduced from the four-port CPL with an open-circuited port 2 and short-circuited port 3 (as shown in Fig. 4 ) by manipulating the voltage and current relationship. Then, the ABCD-matrix can be obtained by converting (13) , which is given by (14) , as shown at the top of the next page. 
Then, we consider the impedance transformation of the core CPLs at the center frequency f c . Referring to Fig. 4 , letting θ = π/2 and using the ABCD-matrix (14) , the ratio of the input impedances at ports 1 and 4 is:
where C 1 is the coupling coefficient of the core CPLs. From equation (15), if Z in1 /Z in4 = 2Z 0 /Z 0 = 2, the impedance transformation is difficult to implement with single-layer technologies due to the insufficient coupling of the edge-coupled lines. The employment of λ/4 impedance transformer is to pre-transform the port impedances to relax the coupling requirement. Apart from this, the two λ/4 lines would help to introduce additional transmission poles in the passband, as indicated in [13, pp. 152-158] .
After employing the λ/4 lines, the even-and odd-mode impedances should satisfy the following equation at the center frequency:
where Z L1 and Z L2 are the characteristic impedances of the two λ/4 impedance transformers in Fig. 1 , respectively. Accordingly, the equation (16) Subsequently, we analyze the odd-mode decompositions of the DM circuit. According to (12) , the DM odd-mode decomposed circuit shown in Fig. 3b should be an impedance transformer comprising a short-circuited coupled-line and a λ/4 transmission line, which transforms the real impedances Z 0 to R/2. At the center frequency, the ABCD-matrix of the core CPL section can be derived by letting θ = π/2,
The condition for satisfying (12) is given by
from which the relationship between R and the line impedances is established as:
III. THE OPTIMIZATION AND DESIGN METHODOLOGY
In this section, we will show the optimization process for the filtering and wideband characteristics under DM and the wideband suppressions under CM.
A. THE DM WIDEBAND AND FILTERING PERFORMANCE
First, according to [15] , the transmission zeros can be analytically predicted by using
where f c is the center frequency and C 2 = (Z e2 − Z o2 )/(Z e2 + Z o2 ) is the coupling factor of the CPL stubs. Therefore, the transmission zeros can be controlled by altering the coupling level of the CPL stubs. For convenience, the even-mode impedance Z e1 and Z e2 are re-expressed as Z e1,2 = Z o1,2 (1 + C 1,2 )/(1 − C 1,2 ). From equations (16), (20a) and (20b), once the TZs are designated, there are four free variables accounting for the in-band and out-of-band performance, which are C 1 , Z o1 , Z o2 , Z L2 . The wideband operation, the in-band return loss and the out-ofband suppression are optimized by tunning the values of C 1 , Z o1 , Z o2 , Z L2 jointly. Fig. 5 demonstrates an example when tuning C 1 , Z o1 , Z o2 , and Z L2 for the optimized S ddAA and S ddBA . In this example, the TZs are located at 0.6f c and 1.4f c , where the C 2 value is calculated as 0.57 by using equations (20a) and (20b). Fig. 5a shows how the values of C 1 affect on the performance with Z o1 = 35 , Z o2 = 27 and Z L2 = 80 , and the remaining variables Z e1 and Z e2 are calculated from Z o1,2 and C 1,2 . From Fig. 5a , when C 1 decreases from 0.8 to 0.47, the inband return loss is improved, but when its decrease continues, the return loss is getting worse, as the curves of C 1 = 0.4. In addition, the out-of-band suppressions are becoming worse with C 1 increasing from 0.4 to 0.8. Considering both the inband and out-of-band performance, the set C 1 = 0.47 is taken as optimized C 1 value. and Z L2 = 77 , S ddAA performs widest bandwidth, but the in-band return loss is unsatisfactory. Differently, when Z o1 = 35 , Z o2 = 31 and Z L2 = 80 , the in-band return loss is greater than 30 dB, but the bandwidth is very narrow. The conflict between the return loss and the bandwidth can be explained by the Bode-Fano criterion, which pointed out that a broader bandwidth leads to a higher reflection coefficient in the passband with a given load [16] . Moreover, as the S ddBA curves in Fig. 5b illustrates, the outof-band suppressions are barely effected with the variation of Z o1 , Z o2 , and Z L2 .
Note that because of the limitation of the chosen fabrication technologies, the conductor and gap widths of the edgecoupled lines are restricted in a certain range. This means that the impedance values and the coupling coefficients must be selected properly. In this paper, we select (unit: ) Z e1 = 96, Z o1 = 35, Z e2 = 100, Z o2 = 27, Z L1 = 27, Z L2 = 80 as the optimized parameter values.
B. THE DM OUTPUT PERFORMANCE
According to the optimized variable values from Section III-A ((unit: ) Z e1 = 96, Z o1 = 35, Z e2 = 100, Z o2 = 27, Z L1 = 27, Z L2 = 80), the initial value of R is calculated as 185 by using the equation (19). To satisfy wideband operation, R could be tunned, and the tuning process is demonstrated in Fig. 6 . It is interesting to find that the initial value of R = 185 is the also optimized, considering both S ddBB and S ddCB . However, if Z e1,2 , Z o1,2 and Z L1,2 take different sets of values, the initial R value from equation (19) might not be the optimized one, and the optimal R should be found by the tuning process as Fig. 6 shows. 
C. THE CM SUPPRESSIONS
The CM equivalent circuit is illustrated in Fig. 2b , which is a bandstop circuit in the vicinity of central frequency f c . To improve the CM suppression in a wider bandwidth, twosection lines with impedances Z L1,2 are loaded at one end of the core CPL. In the following analysis, we will see that the two lines help to generate additional TZs outside the stop band. Since the parameters Z e1,2 , Z o1,2 , and Z L1,2 have been determined in the DM analysis, the only mechanisms for controlling the CM suppression are the values of Z st1 and Z st2 . Fig. 7 shows an example of tuning the CM suppressions, which continues from the tuning process discussed in Section III-A. From Fig. 7 , there are five TZs (except the two at DC and 2f c ). The TZ at f c is generated due to the inherent bandstop characteristic of the core CPLs, and the two located at 0.6f c and 1.4f c are from the loaded CPL stubs. The two-section lines loaded at the core CPLs contribute two additional TZs outside 0.6-1.4f c , and their impedances affect the TZs and suppression level. After the tuning process, the optimized values are Z st1 = 50, and Z st2 = 77 .
D. THE DESIGN PROCEDURE
In the previous subsections, the decomposed circuits of the whole circuit are thoroughly analyzed. Pursuant to the dis-VOLUME 6, 2018 cussions above, the overall steps for designing the proposed power divider are summarized as follows.
1) Specify the overall bandwidth by determining the TZs using (20a) and (20b). 2) Tuning Z o1 , Z o2 , and Z L2 for optimal S ddAA and S ddBA .
Note that Z e1 and Z L1 are obtained by using (16). 3) Calculate the preliminary isolation resistance with equation (19), and then tuning the value of R for an acceptable S ddBB and S ddCB . 4) Tune Z st1 and Z st2 to optimize the CM suppression.
IV. SIMULATIONS AND EXPERIMENTS
To verify the proposed circuit and design theory, a prototype was simulated, fabricated and experimentally measured, with f c = 3 GHz. The electrical parameters were obtained after the tuning process aforementioned, which are tabulated in Table 1 . The layout and dimensions (unit: mm) are exhibited in Fig. 8 , fabricated on Rogers RO4350B substrate with 3.66 dielectric constant and 1.52-mm thickness. The physical dimensions are annotated in Figs. 8a and 8b . The patterned ground-plane technique [17] was introduced in the bottom layer to enhance the coupling level of the edge-coupled microstrip, which could enlarge the difference between the even-and odd-mode impedance of a coupled line.
The photograph of the fabricated planar circuit board (PCB) is demonstrated in Figs. 8c. After the experiment, the measured results and the EM-simulated results are plotted in the subfigures of Fig. 9 . From Fig. 9a , the DM-to-DM input reflection is below −10 dB from 2.17 to 3.59 GHz, the corresponding fractional bandwidth (FBW) is 49.31 %, and the insertion loss varies from 0.9 to 1.0 dB in the same frequency range. The DM output return loss is more than 10 dB in the range of 2.13 to 3.63 GHz (FBW: 52.1 %), while the isolation is greater than 15 dB from DC to 5.7 GHz, shown in Fig. 9b . Observed from Figs. 9c and 9d, the transmission of CM signal is suppressed below −12 dB from DC to 4.23 GHz, and the isolation remains more than 20 dB in the same range. If considering a more than 15 dB CM suppression, the band covers from 2.39 to 3.16 GHz, with 27.7% FBW. Figs. 9e and 9f reveal that the DM-to-CM and CM-to-DM conversions are suppressed below −20 dB, which are almost eliminated. Overall, the wideband effective DM operation and CM suppression are successfully realized by this proposed power divider.
At the last of this paper, some representative power dividers designed for balanced systems are selected and compared with the proposed one in this paper, as tabulated in Table 2 .
V. CONCLUSION
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